1,2 is a promising building block for next-generation non-volatile memory 3 , artificial neural networks 4-7 and bio-inspired computing systems 8, 9 . Organizing small memristors into high-density crossbar arrays is critical to meet the ever-growing demands in high-capacity and low-energy consumption, but this is challenging because of difficulties in making highly ordered conductive nanoelectrodes. Carbon nanotubes, graphene nanoribbons and dopant nanowires have potential as electrodes for discrete nanodevices 10-14 , but unfortunately these are difficult to pack into ordered arrays. Transfer printing, on the other hand, is effective in generating dense electrode arrays 15 but has yet to prove suitable for making fully random accessible crossbars. All the aforementioned electrodes have dramatically increased resistance at the nanoscale 16-18 , imposing a significant barrier to their adoption in operational circuits. Here we demonstrate memristor crossbar arrays with a 2-nm feature size and a singlelayer density up to 4.5 terabits per square inch, comparable to the information density achieved using three-dimensional stacking in state-of-the-art 64-layer and multilevel 3D-NAND flash memory
. Organizing small memristors into high-density crossbar arrays is critical to meet the ever-growing demands in high-capacity and low-energy consumption, but this is challenging because of difficulties in making highly ordered conductive nanoelectrodes. Carbon nanotubes, graphene nanoribbons and dopant nanowires have potential as electrodes for discrete nanodevices [10] [11] [12] [13] [14] , but unfortunately these are difficult to pack into ordered arrays. Transfer printing, on the other hand, is effective in generating dense electrode arrays 15 but has yet to prove suitable for making fully random accessible crossbars. All the aforementioned electrodes have dramatically increased resistance at the nanoscale [16] [17] [18] , imposing a significant barrier to their adoption in operational circuits. Here we demonstrate memristor crossbar arrays with a 2-nm feature size and a singlelayer density up to 4.5 terabits per square inch, comparable to the information density achieved using three-dimensional stacking in state-of-the-art 64-layer and multilevel 3D-NAND flash memory 19 . Memristors in the arrays switch with tens of nanoamperes electric current with nonlinear behaviour. The densely packed crossbar arrays of individually accessible, extremely small functional memristors provide a powerefficient solution for information storage and processing.
We use metal nanostructures with ultrahigh height-to-width aspect ratio (up to 1,500), which we refer to as nanofins, as the electrodes of memristor crossbar arrays. Figure 1a schematically illustrates the nanofin structure. Compared with a conventional nanowire, the aspect ratio is significantly higher. Consequently, the resistance of the nanofin along the length direction is much smaller. Through proper materials engineering, we achieve continuous ultrathin Pt nanofins with 2-nm width and a resistance well below 100 Ω µ m −1 , 1,000 times less resistive than the projected resistance of a 2-nm-wide Cu wire 16, 20 and four orders of magnitude less resistive than a carbon nanotube of similar diameter (Fig. 1b) .
The process of fabricating nanofin electrodes and integrating these materials into a high-density memristor crossbar array is illustrated in Fig. 1c . The 2-nm Pt thin film with a 2-nm Ge wetting layer was evaporated at an angle onto the sidewall of a SiO 2 trench 21 , followed by patterning and deposition of two Cu contact pads and an alumina isolation layer. Evaporation was chosen over atomic layer deposition (ALD) because it is difficult to deposit metal thin films with high conductivity and smooth surface with the latter 22 . This procedure was repeated a number of times to generate a multifin array. The layer-by-layer fabrication approach allows the construction of contact pads with the facility to address each electrode and make the final array randomly accessible, without the need for high-resolution alignment. This is different from the widely used spacer technique for pattern transfer applied in the fabrication of integrated circuits, in which chemical vapour deposition is used to make dielectric 'spacers' for fine features 23 . The chip was then passivated with chemical-vapour-deposited SiO 2 and planarized by chemical-mechanical polishing, resulting in a smooth surface with the top edges of the nanofins exposed. Finally, direct wafer bonding was applied to bring two polished chips (which can be generated from the same wafer) face to face, with a thin layer of titanium oxide/hafnium oxide sandwiched in between as the switching medium. A more detailed description of the fabrication procedure is provided in Supplementary Figs. 1-8 .
One of the biggest challenges in array fabrication is achieving high-quality metal thin films, because the high surface energy of noble metals (for example, Cu and Pt) favours the formation of isolated islands or percolated networks rather than continuous ultrathin metal films on an oxide surface 24 . We solved this problem by inserting the 2-nm Ge thin film between Pt and SiO 2 , which significantly improved the wettability of the Pt and hence the thin film quality. The root mean square (r.m.s.) surface roughness of 2-nm Pt deposited directly on a SiO 2 surface was measured to be 0.503 nm, while that with the 2-nm Ge wetting layer was 0.123 nm, close to that of a high-quality thermal SiO 2 surface (Fig. 2a-c) . The r.m.s. roughness of Pt/Ge thin films remained at ~0.1 nm regardless of the Pt thickness until it reached the sub-1-nm domain ( Supplementary  Figs. 9-11 ). This finding suggests that the scaling limit of the Pt nanofins, with the Ge wetting layer, is ~1 nm, below which only discontinuous membrane could be formed. Figure 2d ,e presents typical cross-sectional transmission electron microscopy (TEM) images of nanofin arrays with 2-nm and 1.5-nm linewidths, respectively. These nanofins are up to 680 µ m long, 1-3 µ m high, and are all continuous, with 100% fabrication yield.
To electrically isolate each nanofin in the array, we deposited 8 nm Al 2 O 3 by ALD between the metal fins. We chose alumina because of its high dielectric strength (7 MV cm −1 ); this suppresses leakage current and avoids shorting between neighbouring electrodes when biased at different voltages. The fabricated nanofins (2-nm width, 1-µ m height) were electrically characterized through the Cu contact pads ( Supplementary Fig. 12a ). We confirmed that the metal nanofins were electrically isolated from each other, as the leakage current was lower than 1 pA ( Supplementary Fig. 12b ). Furthermore, the resistances of nanofins in the same array with lengths of 200, 440 and 680 µ m were measured to be 108, 175 and 338 kΩ , respectively, leading to an average wire resistance of 470 Ω µ m −1 (Fig. 1b) . These well isolated and highly conductive nanofins are suitable for building high-density memristor crossbars with negligible crosstalk.
To make the memristor crossbar array we deposited a 7-nm switching layer (3- and the pitch is 12 nm, corresponding to a 4.5 Tbit per square inch packing density (see Supplementary Fig. 15 for precise measurements). We have thus constructed a high-density electronic circuit with individually addressable components scaled down to 2-nm dimensions built with foundry-compatible fabrication technologies. Every cross point is composed of a pair of perpendicular Pt nanofins and the 7-nm-thick switching medium sandwiched in between. Further elementary analyses on the array using energy-dispersive X-ray spectroscopy (EDX) mapping confirmed the constitution of the nanofin electrodes and the crossbar networks. Highly ordered electrode structures with well patterned isolation layers are clearly displayed ( Fig. 3b and Supplementary Fig. 16 ). The 2-nm memristors in the array exhibited typical non-volatile bipolar resistance switching between binary states (0.14 GΩ for the on state and 63.6 GΩ for the off state, read at − 1.5 V) (Fig. 4a) . Several important features were observed during our electrical characterization. First, the required programming current was lower than 50 nA, leading to a peak programming power of 2.3 × 10 −7 W (or 230 nW), which is two orders of magnitude lower than for other reported HfO 2 devices 25 . The read operation power is much lower, and can be further reduced by using fast electric pulses. Second, only a negative voltage on the top electrode switched the device, and the current was extremely low when a positive bias was applied. The self-rectifying property (average rectifying ratio R −1.5V /R 1.5V = 1.06 × 10 3 ) is critical for building large crossbar arrays without introducing external selector devices to suppress sneak path current 26, 27 . The nonlinear behaviour of the 2-nm memristors is a result of the asymmetry of the oxide-electrode interfaces. While the HfO x /Pt is intact during switching, the electric field at the Pt/TiO x interface modulates the formation and rupture of a conductive channel within the TiO x layer 28 . A negative voltage on the top electrode With an aspect ratio of 1,500:1, the 2-nm Pt nanofin is 1,000 times more conductive than a projected 2-nm Cu wire, and over four orders of magnitude more conductive than a 1.38-nmdiameter carbon nanotube. The Cu electrode and single-walled carbon nanotube data are from refs 10, 16 . c, Process flow for constructing a memristor crossbar array with nanofin electrodes. This involves repeated deposition of metal thin films, contacts and isolation layers on the sidewall of a silicon oxide trench (1-4), planarization and polishing to expose the metal edges (5) and bonding of two nanofin chips with a switching layer sandwiched between (6). 
Letters
NATure NANOTeCHNOlOgy drives oxygen vacancies towards the Pt/TiO x interface, leading to the low resistance state of the device. A positive voltage, on the other hand, repels the oxygen vacancies away from that interface, resulting in a high resistance state by recovering the electronic barrier at the interface. Because the junction size is only 2 nm, there are a limited number of atoms/ions in the conductive channel. Accordingly, we observed a low switching current that corresponds to a current density comparable to normal resistance switching at larger sizes 25, 28 , that is, 1.15 × 10 6 A cm −2 , in contrast to the four orders of magnitude higher current density reported in some previous sub-5-nm devices 29 . However, a thinner channel is more susceptible to possible re-oxidation by surrounding oxygen ions/atoms and may have a shorter lifetime 30, 31 , consistent with our observation (Supplementary Fig. 19 ). Further optimizations in device performance are required, such as reducing the oxygen concentration in the matrix through material engineering.
The crosstalk within the highly packed memristor array is negligible because of the low operational current and highly localized electric field of the 2-nm devices, as confirmed by the similar nonlinear and low current switching behaviour in all devices in the array ( Supplementary Fig. 20 ), although device variability was detected. We simulated the electric field distribution within the memristor crossbars using a COMSOL Multiphysics model (for details see Supplementary Fig. 21 ). With the selected device biased under 5 V and all others floating, the electric field was concentrated within approximately a 2-nm range from the electrode edge (Fig. 4b) . The electric field reduced from its maximum of ~9 × 10 8 V m −1 at the selected electrode to nearly one order lower at neighbouring cells, which had a negligible effect on the unselected devices. We also simulated current-induced heating within the crossbars. In low-current operation mode, the temperature at the switching centre was 301 K (assuming an ambient temperature of 300 K), and the , within the limit of electromigration 32 . Inset, Device stacking geometry of the memristor. During I-V measurements, the top electrode is biased with the bottom electrode grounded, as illustrated in the inset. b, Simulated electric field distribution in 2-nm memristor crossbars with the centre cell selected are plotted for a cross-sectional view along the bottom electrode direction. Red regions indicate the strongest electric field sensed in the junction and are used to identify the size of the effective switching junction. BE, bottom electrode; TE, top electrode.
NATure NANOTeCHNOlOgy rise in temperature at neighbouring unselected cells was less than 1 K (Supplementary Fig. 22 ). Such a cold switching mode supports a highly stable switching environment with nearly zero thermal crosstalk taking place, even with a higher packing density, which offers a great opportunity to implement memory with unprecedentedly high density.
With these critical features, arbitrary information such as simplified letters can be stored in the crossbar array of 2-nm memristors. We programmed each device in the array into either the on or off state (Fig. 5a,b) , to encode the letters 'N' , ' A' , 'N' and 'O' into 3 × 3-pixel images (designed patterns are shown in Fig. 5c ). The conductance of each cell was well separated (Fig. 5d) , so the designed patterns were successfully revealed in binarized bit maps after applying a threshold conductance of 0.32 nS (Fig. 5e ). This experiment confirms the potential of using the 2-nm memristor crossbar array for storing information in both memory and neuromorphic computing applications.
In summary, we have experimentally constructed a working memristor array with 2-nm feature size and 6-nm half-pitch using a newly developed nanofin electrode technology that breaks the series resistance limit associated with the scaling of electronic devices. The fabrication approach is highly reliable (100% yield in our case), scalable (down to a 1-nm domain) and flexible, as the critical dimension and pitch of the nanofins can be modulated 
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by tuning the deposition thickness of the metal and isolation layers. The 2-nm device exhibits bipolar resistance switching with an operational current of 46 nA and peak programming power of only 0.23 µ W, demonstrating that scaling is an effective approach to improve the power efficiency for beyond-CMOS devices. This work experimentally proves the extreme scalability of memristors in crossbar arrays, and may lead to dense memristor arrays with low power consumption for both memory and unconventional computing applications. The fabrication technology also provides a robust approach to build other types of artificial nanostructures with excellent dimension controllability for other applications.
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